

Section-1

Que 2.

Ans:-

The truth table for the function then the SR flip-flop is basically an SR flip-flop with forced back which creates only one of its two input terminals, either set or Reset to be active at any one time there by eliminating the invalid condition. seen

Previously in the SR flip flop circuits.

| Present State | Next state | | output(z) | | Clock | |
|---------------|------------|-----|-----------|-----|----------------|--|
| | x=0 | x=1 | y=0 | y=1 | | |
| 000 | 100 | 101 | 0 | 0 | Q ₁ | |
| 001 | 100 | 101 | 0 | 1 | Q ₁ | |
| 010 | 000 | 000 | 1 | 0 | Q ₂ | |
| 011 | 000 | 000 | 0 | 1 | Q ₂ | |
| 100 | 111 | 110 | 1 | 0 | Z | |
| 101 | 110 | 110 | 0 | 1 | Z | |
| 110 | 011 | 010 | 1 | 0 | Z | |
| 111 | 011 | 011 | 0 | 1 | Z | |

$$Q_1, Q_2, Q_3 = 00$$

Flip flops \rightarrow rising edge triggered

input change midway between edges of the clock

What is 3 bit up down counter

Synchronous 2-bit / down counter.

This is achieved by using an additional input pin which determines the direction of the count,

either up or down and the timing diagram gives an example of the counter operation at this up/down input change state.

Why JK flip-flop or flip flop.

T flip-flop is also - To solve flip flop to avoid the occurrence of indeterminate state. In SR flip-flop.

We should provide only one input to the flip flop called,