UNIT 2

2.1 Introduction

The process of writing program for the microcontroller mainly consists of giving instructions (commands) in the specific order in which they should be executed in order to carry out a specific task. As electronics cannot "understand" what for example an instruction "if the push button is pressed- turn the light on" means, then a certain number of simpler and precisely defined orders that decoder can recognise must be used. All commands are known as INSTRUCTION SET. All microcontrollers compatibile with the 8051 have in total of 255 instructions, i.e. 255 different words available for program writing.

At first sight, it is imposing number of odd signs that must be known by heart. However, It is not so complicated as it looks like. Many instructions are considered to be "different", even though they perform the same operation, so there are only 111 truly different commands. For example: ADD A,R0, ADD A,R1, ... ADD A,R7 are instructions that perform the same operation (additon of the accumulator and register). Since there are 8 such registers, each instruction is counted separately. Taking into account that all instructions perform only 53 operations (addition, subtraction, copy etc.) and most of them are rarely used in practice, there are actually 20-30 abbreviations to be learned, which is acceptable.

2.2 Types of instructions

Depending on operation they perform, all instructions are divided in several groups:

- Arithmetic Instructions
- Branch Instructions
- Data Transfer Instructions
- Logic Instructions
- Bit-oriented Instructions

The first part of each instruction, called MNEMONIC refers to the operation an instruction performs (copy, addition, logic operation etc.).

Mnemonics are abbreviations of the name of operation being executed. For example:

- INC R1 Means: Increment register R1 (increment register R1);
- LJMP LAB5 Means: Long Jump LAB5 (long jump to the address marked as LAB5);
- JNZ LOOP Means: Jump if Not Zero LOOP (if the number in the accumulator is not 0, jump to the address marked as LOOP);

The other part of instruction, called OPERAND is separated from mnemonic by at least one whitespace and defines data being processed by instructions. Some of the instructions have no operand, while some of them have one, two or three. If there is more than one operand in an instruction, they are separated by a comma. For example:

- RET return from a subroutine;
- JZ TEMP if the number in the accumulator is not 0, jump to the address marked as TEMP;
- ADD A,R3 add R3 and accumulator;
- CJNE A,#20,LOOP compare accumulator with 20. If they are not equal, jump to the address marked as LOOP;

1. Arithmetic instructions

Arithmetic instructions perform several basic operations such as addition, subtraction, division, multiplication etc. After execution, the result is stored in the first operand. For example: ADDA, R1 - The result of addition (A+R1) will be stored in the accumulator.

ARITHMETIC INSTRUCTIONS				
Mnemonic	Description	Byte	Cycle	
ADD A,Rn	Adds the register to the accumulator	1	1	
ADD A, direct	Adds the direct byte to the accumulator	2	2	
ADD A,@Ri	Adds the indirect RAM to the accumulator	1	2	
ADD A,#data	Adds the immediate data to the accumulator	2	2	
ADDC A,Rn	Adds the register to the accumulator with a carry flag	1	1	
ADDC A, direct	Adds the direct byte to the accumulator with a carry flag	2	2	
ADDC A,@Ri	Adds the indirect RAM to the accumulator with a carry flag	1	2	
ADDC A,#data	Adds the immediate data to the accumulator with a carry flag	2	2	
SUBB A,Rn	Subtracts the register from the accumulator with a borrow	1	1	
SUBB A, direct	Subtracts the direct byte from the accumulator with a borrow	2	2	
SUBB A,@Ri	Subtracts the indirect RAM from the accumulator with a borrow	1	2	
SUBB A,#data	Subtracts the immediate data from the accumulator with a borrow	2	2	
INC A	Increments the accumulator by 1	1	1	
INC Rn	Increments the register by 1	1	2	
INC Rx	Increments the direct byte by 1	2	3	
INC @Ri	Increments the indirect RAM by 1	1	3	
DEC A	Decrements the accumulator by 1	1	1	
DEC Rn	Decrements the register by 1	1	1	
DEC Rx	Decrements the direct byte by 1	1	2	
DEC @Ri	Decrements the indirect RAM by 1	2	3	
INC DPTR	Increments the Data Pointer by 1	1	3	
MUL AB	Multiplies A and B	1	5	
DIV AB	Divides A by B	1	5	
DA A	Decimal adjustment of the accumulator according to BCD code	1	1	

2. Branch Instructions

There are two kinds of branch instructions:

- *Unconditional jump instructions:* upon their execution a jump to a new location from where the program continues execution is executed.
- *Conditional jump instructions:* a jump to a new program location is executed only if a specified condition is met. Otherwise, the program normally proceeds with the next instruction.

BRANCH INSTRUCTIONS				
Mnemonic	Description	Byte	Cycle	
ACALL addr11	Absolute subroutine call	2	6	
LCALL addr16	Long subroutine call	3	6	
RET	Returns from subroutine	1	4	
RETI	Returns from interrupt subroutine	1	4	
AJMP addr11	Absolute jump	2	3	
LJMP addr16	Long jump	3	4	
SJMP rel	Short jump (from –128 to +127 locations relative to the following instruction)	2	3	
JC rel	Jump if carry flag is set. Short jump.	2	3	
JNC rel	Jump if carry flag is not set. Short jump.	2	3	
JB bit,rel	Jump if direct bit is set. Short jump.	3	4	
JBC bit,rel	Jump if direct bit is set and clears bit. Short jump.	3	4	
JMP @A+DPTR	Jump indirect relative to the DPTR	1	2	
JZ rel	Jump if the accumulator is zero. Short jump.	2	3	
JNZ rel	Jump if the accumulator is not zero. Short jump.	2	3	
CJNE A,direct,rel	Compares direct byte to the accumulator and jumps if not equal. Short jump.	3	4	
CJNE A,#data,rel	Compares immediate data to the accumulator and jumps if not equal. Short jump.	3	4	
CJNE Rn,#data,rel	Compares immediate data to the register and jumps if not equal. Short jump.	3	4	
CJNE @Ri,#data,rel	Compares immediate data to indirect register and jumps if not equal. Short jump.	3	4	

Microcontroller and its Applications: Unit -II/ Er. Ajay Dwivedi, ECE Dept/SIET, Allahabad Page 4

DJNZ Rn,rel	Decrements register and jumps if not 0. Short jump.	2	3
DJNZ Rx,rel	Decrements direct byte and jump if not 0. Short jump.	3	4
NOP	No operation	1	1

3. Data Transfer Instructions

Data transfer instructions move the content of one register to another. The register the content of which is moved remains unchanged. If they have the suffix "X" (MOVX), the data is exchanged with external memory.

DATA TRANSFER INSTRUCTIONS				
Mnemonic	Description	Byte	Cycle	
MOV A,Rn	Moves the register to the accumulator	1	1	
MOV A, direct	Moves the direct byte to the accumulator	2	2	
MOV A,@Ri	Moves the indirect RAM to the accumulator	1	2	
MOV A,#data	Moves the immediate data to the accumulator	2	2	
MOV Rn,A	Moves the accumulator to the register	1	2	
MOV Rn,direct	Moves the direct byte to the register	2	4	
MOV Rn,#data	Moves the immediate data to the register	2	2	
MOV direct,A	Moves the accumulator to the direct byte	2	3	
MOV direct,Rn	Moves the register to the direct byte	2	3	
MOV direct, direct	Moves the direct byte to the direct byte	3	4	
MOV direct,@Ri	Moves the indirect RAM to the direct byte	2	4	
MOV direct,#data	Moves the immediate data to the direct byte	3	3	
MOV @Ri,A	Moves the accumulator to the indirect RAM	1	3	

MOV @Ri,direct	Moves the direct byte to the indirect RAM	2	5
MOV @Ri,#data	Moves the immediate data to the indirect RAM	2	3
MOV DPTR,#data	Moves a 16-bit data to the data pointer	3	3
MOVC A,@A+DPTR	Moves the code byte relative to the DPTR to the accumulator (address=A+DPTR)	1	3
MOVC A,@A+PC	Moves the code byte relative to the PC to the accumulator (address=A+PC)	1	3
MOVX A,@Ri	Moves the external RAM (8-bit address) to the accumulator	1	3-10
MOVX A,@DPTR	Moves the external RAM (16-bit address) to the accumulator	1	3-10
MOVX @Ri,A	Moves the accumulator to the external RAM (8-bit address)	1	4-11
MOVX @DPTR,A	Moves the accumulator to the external RAM (16-bit address)	1	4-11
PUSH direct	Pushes the direct byte onto the stack	2	4
POP direct	Pops the direct byte from the stack/td>	2	3
XCH A,Rn	Exchanges the register with the accumulator	1	2
XCH A, direct	Exchanges the direct byte with the accumulator	2	3
XCH A,@Ri	Exchanges the indirect RAM with the accumulator	1	3
XCHD A,@Ri	Exchanges the low-order nibble indirect RAM with the accumulator	1	3

4. Logic Instructions

Logic instructions perform logic operations upon corresponding bits of two registers. After execution, the result is stored in the first operand.

	LOGIC INSTRUCTIONS				
Mnemonic	Description	Byte	Cycle		
ANL A,Rn	AND register to accumulator	1	1		
ANL A, direct	AND direct byte to accumulator	2	2		
ANL A,@Ri	AND indirect RAM to accumulator	1	2		
ANL A,#data	AND immediate data to accumulator	2	2		
ANL direct,A	AND accumulator to direct byte	2	3		
ANL direct,#data	AND immediae data to direct register	3	4		
ORL A,Rn	OR register to accumulator	1	1		
ORL A, direct	OR direct byte to accumulator	2	2		
ORL A,@Ri	OR indirect RAM to accumulator	1	2		
ORL direct,A	OR accumulator to direct byte	2	3		
ORL direct,#data	OR immediate data to direct byte	3	4		
XRL A,Rn	Exclusive OR register to accumulator	1	1		
XRL A,direct	Exclusive OR direct byte to accumulator	2	2		
XRL A,@Ri	Exclusive OR indirect RAM to accumulator	1	2		
XRL A,#data	Exclusive OR immediate data to accumulator	2	2		
XRL direct,A	Exclusive OR accumulator to direct byte	2	3		
XORL direct,#data	Exclusive OR immediate data to direct byte	3	4		
CLR A	Clears the accumulator	1	1		
CPL A	Complements the accumulator (1=0, 0=1)	1	1		
SWAP A	Swaps nibbles within the accumulator	1	1		
RL A	Rotates bits in the accumulator left	1	1		
RLC A	Rotates bits in the accumulator left through carry	1	1		
RR A	Rotates bits in the accumulator right	1	1		
RRC A	Rotates bits in the accumulator right through carry	1	1		

5. Bit-oriented Instructions

Similar to logic instructions, bit-oriented instructions perform logic operations. The difference is that these are performed upon single bits.

BIT-ORIENTED INSTRUCTIONS					
Mnemonic	Mnemonic Description				
CLR C	Clears the carry flag	1	1		
CLR bit	Clears the direct bit	2	3		
SETB C	Sets the carry flag	1	1		
SETB bit	Sets the direct bit	2	3		
CPL C	Complements the carry flag	1	1		
CPL bit	Complements the direct bit	2	3		
ANL C,bit	AND direct bit to the carry flag	2	2		
ANL C,/bit	AND complements of direct bit to the carry flag	2	2		
ORL C,bit	OR direct bit to the carry flag	2	2		
ORL C,/bit	OR complements of direct bit to the carry flag	2	2		
MOV C,bit	Moves the direct bit to the carry flag	2	2		
MOV bit,C	Moves the carry flag to the direct bit	2	3		

6. Boolean-Variable Manipulation Instructions

Boolean Variable	Manipulation
------------------	--------------

CLR	С	Clear carry flag	1	1
CLR	bit	Clear direct bit	2	1
SETB	С	Set carry flag	1	1
SETB	bit	Set direct bit	2	1
CPL	С	Complement carry flag	1	1
CPL	bit	Complement direct bit	2	1
ANL	C,bit	AND direct bit to carry flag	2	2
ANL	C,/bit	AND complement of direct bit to carry	2	2
ORL	C,bit	OR direct bit to carry flag	2	2
ORL	C,/bit	OR complement of direct bit to carry	2	2
MOV	C,bit	Move direct bit to carry flag	2	1
MOV	bit,C	Move carry flag to direct bit	2	2
MOV	bit,C	Move carry flag to direct bit	2	2

7. Program and Machine control Instructions

ACALL	addr11	Absolute subroutine call	2	2
LCALL	addr16	Long subroutine call	3	2
RET		Return from subroutine	1	2
RETI		Return from interrupt	1	2
AJMP	addr11	Absolute jump	2	2
LJMP	addr16	Long iump	3	2
SJMP	rel	Short jump (relative addr.)	2	2
JMP	@A + DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if accumulator is zero	2	2
JNZ	rel	Jump if accumulator is not zero	2	2
JC	rel	Jump if carry flag is set	2	2
JNC	rel	Jump if carry flag is not set	2	2
JB	bit,rel	Jump if direct bit is set	3	2
JNB	bit,rel	Jump if direct bit is not set	3	2
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2
CJNE	A,direct,rel	Compare direct byte to A and jump if not equal	3	2
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2
CJNE	Rn,#data rel	Compare immed. to reg. and jump if not equal	3	2
CJNE	@Ri,#data,rel	Compare immed. to ind. and jump if not equal	3	2
DJNZ	Rn,rel	Decrement register and jump if not zero	2	2
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	2
NOP		No operation	1	1
			-	

Program and Machine Control

2.3 Description of all 8051 instructions

• A - accumulator;

Rn - is one of working registers (R0-R7) in the currently active RAM memory bank;

- **Direct** is any 8-bit address register of RAM. It can be any general-purpose register or a SFR (I/O port, control register etc.);
- @Ri is indirect internal or external RAM location addressed by register R0 or R1;
- #data is an 8-bit constant included in instruction (0-255);
- #data16 is a 16-bit constant included as bytes 2 and 3 in instruction (0-65535);
- **addr16** is a 16-bit address. May be anywhere within 64KB of program memory;

- **addr11** is an 11-bit address. May be within the same 2KB page of program memory as the first byte of the following instruction;
- **rel** is the address of a close memory location (from -128 to +127 relative to the first byte of the following instruction). On the basis of it, assembler computes the value to add or subtract from the number currently stored in the program counter;
- **bit** is any bit-addressable I/O pin, control or status bit; and
- **C** is carry flag of the status register (register PSW). ACALL addr11 - Absolute subroutine call