

Asynchronous Sequential Circuits

Timing Problems

- synchronous circuit: eliminated by triggering all flip-flops with the pulse edge
- asynchronous circuit: change immediately after input changes

Asynchronous Sequential Circuits

- no clock pulse
- difficult to design
- delay elements: the propagation delay
- must attain a stable state before the input is changed to a new value
- DO NOT use asynchronous sequential circuits unless it is absolutely necessary
- -e.g., in you exam

9-2 Analysis Procedure

- •The procedure
- 1. Determine all feedback loops
- 2. Assign Y's (excitation variables), y's (secondary variables)
- 3. Derive the Boolean functions of all Y's
- 4. Plot each Y function in a map
 - the v variables for the rows
 - the external variable for the columns
- 5. Combine all the maps into one transition table
 - showing the value of $Y=Y_1Y_2...Y_k$ inside each square
- 6. Circle the stable states and derive the state table
 - those values of Y that are equal to $y=y_1y_2...y_k$ in the same row

Asynchronous sequential circuit (vs. sequential circuit)

- •Total state of the circuit: combine internal state with input value
- eg. Figure 9-3(c) has 4 stable total states: $y_1y_2x=000$, 011, 110, and 101, and 4 unstable total states: 001, 010, 111, and 100
- There usually is at least one stable state in each row

Figure 9-2 Asynchronous Sequential Circuit Example



Flow Table

• A flow table

0

 y_2

 $y_1 y_1$

00

01 1

11

10

- a state transition table with its internal state being symbolized with letters
- Figure 9-4(a) is called a primitive flow table because it has only one stable state in each row
- Figure 9-4(b): two states, a and b; two inputs, x_1 and x_2 ; and one output, z



Figure 9-4. Examples of Flow Tables

Figure 9-4(b)

- If x₁=0, the circuit is in state a
- If x_1 goes to 1 while x_2 is 0, the circuit goes to b
- With inputs $x_1x_2=11$, it may be in either in state a or state b. and output 0 or 1, respectively
- Maintain in state b if the inputs change from 10 to 11 and maintain in state a if the inputs changes from 01 to 11

Derivation of a Circuit Specified by Flow Table



Race Conditions

- Race condition
- occur when two or more binary state variables change value in response to a change in an input variable
 - When unequal delays are encountered, a race condition may cause the state variables to change in an unpredictable manner
 - $y_1, y_2, ..., y_i$ may change in unpredictable manner in response to a change in x_1
- $-00 \rightarrow 11$
 - 00 \rightarrow 10 \rightarrow 11 or 00 \rightarrow 01 \rightarrow 11
- a noncritical race
 - if they reach the same final state
 - otherwise, a *critical race*: end up in two or more different stable states

Example of Race Conditions



Figure 9-8 Examples of Cycles

- •Races may be avoided
- -race-free assignment: only 1 state can change at any one time (Section 9-6)
- Directing the circuit through inserting intermediate unstable states with a unique state-variable change

•A cycle: When a circuit goes through a unique sequence of unstable states



Stability Considerations

- An unstable condition will cause the circuit to oscillate between unstable state
- Care must be taken to ensure that the circuit does not become unstable
- a square waveform generator?





11

10

0

0

- Column 11 has no stable states: with input x_1x_2 fixed at 11, the values of Y and y are never the same
 - •State variable alternates between 0 and 1 indefinitely as long as input=11
- If each gate has a propagation delay of 5 ns, Y will be 0 for 10 ns and 1 for next 10 ns, resulting a square-wave waveform with 20 ns period, or 50Mhz 13

9-3 Circuits with Latches

- Asynchronous sequential circuits
- were know and used before synchronous design
- •SR Latch
- the use of SR latches in asynchronous circuits produces a more orderly pattern
 - · the memory elements clearly visible
 - · reduce the circuit complexity
- two cross-coupled NOR gates or NAND gates







S'R' Latch with NAND Gates

Excitation variable: Y = [S(Ry)']' = S' + Ry





1

0

1 0

1 (After SR = 10)

10

0

0

1 0 (After SR = 01)

11

0

Figure 9-11

14

(c) Circuit showing feedback



18

Procedure for analyzing an asynchronous sequential circuit with SR latches

Logic circuit \Rightarrow transition table/map

- 1. Label each latch output with Y_i and its external feedback path (if any) with y_i for i = 1, 2, ..., k
- 2. Derive the Boolean functions for S_{i} and R_{i} inputs in each latch
- 3. Check whether SR=0 for each NOR latch or whether S'R'=0 for each NAND latch
 - If not satisfied, it's possible that the circuit may not operate properly
- 4. Evaluate Y=S+R'y for each NOR latch or Y=S'+Ry for each NAND latch
- 5. Construct a map with the y's representing the rows and the x inputs representing the columns
- 6. Plot the value of $Y=Y_1Y_2...Y_k$ in the map
- 7. Circle all stable states where Y=y. The resulting map is then the transition table

Implementation Example



•Derive (c) and (d) from (a) by referencing (b)

•Use the complemented values for S and R of NOR latch to derive the circuit for NAND latch: $S=(x_1x_2')'$ and $R = x_1$

Procedure for implementing a circuit with SR latches from a given transition table

- 1. Given a transition table that specifies the excitation function $Y=Y_1Y_2...Y_k$, derive a pair of maps for S_i and R_i
- Derive the simplified Boolean functions for each S_i and R_i
 DO NOT make S_i and R_i equal to 1 in the same minterm square

3. Draw the logic diagram

– for NAND latches, use the complemented values of those \boldsymbol{S}_i and \boldsymbol{R}_i

21

Debounce Circuit

- •Mechanical switch: as input signal
- Debounce circuit
- remove the series of pulses that result form a contact bounce and produce a single smooth transition of the binary signal





Reduction of the Primitive Flow Table

- Two or more rows in the primitive flow table can be merged if there are nonconflicting states and outputs in each of columns (formal procedure is given in next section)
- Primitive flow table is separated into two parts of three rows each





(b) Logic diagram

26

FIG. 9-20 Circuit with SR Latch

0

X

0

X

0

0

R = D'G(a) Maps for S and R

X

0

Assign Outputs to Unstable States

•the unstable states have unspecified output values
•no momentary false outputs occur when circuit switches between stable states 0→0 ⇒ 0 : assign 0 if the transient state between two 0 stable states 1→1 ⇒ 1 : assign 1 if the transient state between two 1 stable states 0→1, 1→0 ⇒ don't care: assign don't care if the transient state between two different stable states



(a) Flow table (b) Output assignment Fig. 9-21 Assigning Output Values to Unstable States

27

Summary of Design Procedure

- 0. Problem definition: state the design specifications
- 1. Interpretation: Obtain a *primitive flow table* from the given design specifications (Section 9-4; most difficult)
- State reduction: reduce flow table by merging rows in primitive flow table (Section 9-5; *implication table*, *merger diagram*) –Reduce *equivalent states* and *compatible states*
- State assignment: assign binary state variables to each row of the reduced flow table to obtain the *transition table* –Eliminates any possible critical races (Section 9-6)
- 4. Output assignment: assign output values to the dashes associated with the unstable states to obtain the *output maps*
- Simplification: Simplify the Boolean functions of the excitation and output variables and draw the *logic diagram* –can be drawn using SR latches (Section 9-3)

9-5 Reduction of State and Flow Tables

• Reduction of state and flow tables

- Equivalent states
- Compatible states: there are unspecified states/outputs
- Equivalent states: for each input, two states
- give exactly the same output and
- go to the same next states or to equivalent next states
- Demonstrate
- (a,b) are equivalent if (c,d) are equivalent
- (a,b) *imply* (c,d)
- (c,d) *imply* (a,b)
- both pairs are equivalent

Table 9-3 State Table to Demonstrate Equivalent States

Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
a	ſC	Ь	0	1
Ь	d	а	0	1
c	a	d	1	0
d	lb	d	1	0



Equivalent and Reduced States

- Equivalent states
- -(a,b)
- (d,e), (d,g), (e,g) \Rightarrow (d,e,g) • Reduced states
- (a,b), (c), (d,e,g), (f)
- State table

Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
а	d	x a	0	0
b	e	a	0	0
с	g	f	0	1
d	a	d	1	0
е	a	d	1	0
f	с	b	0	_0
g	a	e	1	0

Table 9-5 Reduced State Table

Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
а	d	а	0	0
С	d	f	0	1
d	а	d	1	0
f	С	а	0	0

Merging of the Flow Table

- Consider the don't-care conditions
- combinations of inputs or input sequences may never occur
- compatible: two incompletely specified states that can be combined, even not equivalent
- for each possible input:
 - · they have the same output whenever specified and
 - · their next states are compatible whenever they are specified
- Procedure for finding a suitable group of compatibles for merging a flow table
- 1. determine all *compatible pairs* by using the *implication table*
- 2. find the maximal compatibles using a merger diagram
- 3. find a *minimal collection* of compatibles that cover all the states and is closed



9-6 Race-Free State Assignment

•Race-free: avoiding critical races

- Only one variable changes at any given time
- may allow noncritical race

•Adjacent assignment

- Condition: binary values of states between which transitions occur only differ in one variable
- tedious process: test and verify each possible transition between two stable states
- -m variables required for a flow table with n rows: $2^m \ge n$
- No critical race for assigning a single variable to a flow table with two rows
- Transition diagram: pictorial representation of all required

transitions between rows

- Try to find only one binary variable changes during each state transition
- If critical races exist, add extra rows to obtain race-free assignment
- •Two methods for race-free state assignment
- shared-row method
- multiple-row method

37



- 1. Derive the transition diagram from the flow table
 - Uni-directed line: one-way transition
 - Bi-directed line: two-way transition
- 2. State assignment: assign a=00, b=01, c=11
 - critical race: transition a \rightarrow c
 - noncritical race: transition $c \rightarrow a$

Race-free assignment: add an extra row to the flow table to avoid the critical race

Flow Table with an Extra Row



• An extra row labeled d is added

00

b

b

С

a

b

С

d

- critical-race transition $a \rightarrow c$ becomes $a=00 \rightarrow d=10 \rightarrow c=11$
- noncritical-race transition c \rightarrow a becomes c=11 \rightarrow d=10 \rightarrow a=00
- no stable state in row d: two dashes represent unspecified states that
 - · can be considered don't-care conditions
 - must not be d=10, or becomes stable state



Four-Row Flow-table Example

(b) Transition diagram

Fig. 9-29 Four-Row Flow-Table Example

Figure 9-29 Example: 4 states/rows

- Require a minimum of two state variables
- Diagonal transitions c→a and b→d make adjacent assignment impossible
- Therefore, at least 3 binary state variables are needed









9-7 Hazards

- In the design of asynchronous sequential circuit, the circuit
- must be operated in fundamental mode with only one input changing at any time, and
- must be free of critical races
- Hazards: unwanted switching transients at the output
- because different paths exhibit different propagation delays
- May cause the circuit to malfunction
 - in combinational circuits: may cause temporary false-output value
 - in asynchronous sequential circuits: may result in a transition to a wrong stable state
- Need to check for possible hazards and determine whether causing improper operations

Hazard-Free Circuit Hazards in Combinational Circuits • The remedy: enclose the two minterms in guestion with another •hazard: a condition where a single variable change produces a product term momentary output change when no output change should occur - the circuit moves from one product term to another $x_1 = 1$ $x_1 = 1$ - additional redundant gate General solution: cover any two minterms with a product term x2 $1 \rightarrow 0$ $1 \rightarrow 0$ common to path $x_{2}x_{3}$ 00 01 11 10 x_1 0 $x_3 = 1$ $x_3 = 1$ (a) AND-OR circuit (b) NAND circuit Fig. 9-33 Circuits with Hazards 1 •Assume all inputs are initially set to 1 •Fig.9-33(b) is a NAND implementation (a) $Y = x_1 x_2 + x'_2 x_3$ - gate1 = 1, gate2 = 0 \Rightarrow gate3 = 1 of Fig.9-33(a) $x_{2}x_{3}$ •Consider a change of x₂ from 1 to 0 $-Y = x_1 x_2 + x_2 x_3 = (x_1 + x_2)(x_2 + x_3)$ 00 01 11 10 x_1 X3 - gate1 = 0, gate2 = 1 \Rightarrow gate3 = 1 0 •Hazard: inverter delay may cause gate1=0 to change before gate2=1 1 - gate1 = 0, gate2 = 0 \Rightarrow gate3 = 0 Fig. 9-36 Hazard-Free Circuit - momentary gate3=1 \rightarrow 0 \rightarrow 1! (b) $Y = x_1 x_2 + x'_2 x_3 + x_1 x_3$ 45 Fig. 9-35 Maps Demonstrating a Hazard and its Removal 47 $x_{2}x_{3}$ Hazards in Sequential Circuits **Types of Hazards** 00 10 01 11 In general, no problem for synchronous design, but a momentary incorrect signal fed back in asynchronous sequential circuit may cause the circuit to go to the wrong stable state Figure 9-37 Example: (a) Static 1-hazard (b) Static 0-hazard (c) Dynamic hazard •state $yx_1x_2=111$ and Fig. 9-34 Types of Hazards input $x_2 \to 0$ change three or more Fig. 9-35(a) $Y = x_1 x_2 + x'_2 x_3$ next state should be 110 when $0 \rightarrow 1$ or $1 \rightarrow 0$ (both product terms have x_2) •hazard: output Y may go to 0 momentarily Whenever the circuit must move from one product term to another, there is a • feeds back to gate 2 before possibility of a momentary interval when neither term is equal to 1, giving

46

rise to an undesirable 0 output

dynamic hazards will occur

product term covering the two minterms

minterm 111 in gate 1 and minterm 101 in gate 2

output will maintain at 1 after the propagation

• Detected by inspecting the map: the change of input results in different

• When a circuit is implemented in sum of products (AND-OR or NAND gates), the removal of static 1-hazard guarantees that no static 0-hazards or

- If the momentary input causes the OR output to change from 0 to 1, the

- x_2 ' enter gate 2
 - the circuit will switch to incorrect stable state 010



(a) Logic diagram

Implementation with SR latches



Essential Hazards

- Essential Hazards: due to unequal delays along two or more paths that originate from the *same input*
- Another type of hazard may occur in asynchronous sequential circuits
 - · Static or dynamic hazards are resulted from delays of different inputs
 - · It cannot be corrected by adding redundant gates
- Solution: adjust the amount of delay in the affected path
 - the delay of feedback loops > delays of other signals that originate from the input terminals
 - Tends to be specialized

9-8 Design Example

Summary of design procedure

- 1. Problem definition: state the design specifications
- 2. Interpretation: derive the primitive flow table (Section 9-4)
 - total states: depend on # of input variables and # of secondary variables
- 3. State reduction: reduce the flow table by merging the rows (Section 9-5)
 - Reduce equivalent states and compatible states by using implication table and merger diagram to meet the closed covering condition
- 4. Race-free state assignment (Section 9-6)
 - adjacent assignment with transition diagram to avoid critical races
 - shared-row method and multiple-row method
- 5. Obtain the transition table and output map
 - Simplify the Boolean functions of the excitation and output variables
- 6. Obtain the logic diagram using SR latches (Section 9-3)

Example: design a negative-edge-triggered T flip-flop

51

1. Design Specifications

Design a negative-edge-triggered T flip-flop

- Variables
 - Two inputs, T (toggle) and C (clock), and
- one output, Q
- Functions
 - Output state is complemented if
 - T=1 and
 - the clock C changes from 1 to 0 (negative-edge triggering)
 - Otherwise, output Q remains unchanged
 - under any other input condition

Note that this circuit can be used as a flip-flop in clocked sequential circuits, the internal design of the flip-flop is an asynchronous problem





6. Obtain the Logic Diagram Using SR Latch



Summary

Chapter 9 Asynchronous Sequential Logic

- 9-1 Introduction
- 9-2 Analysis Procedure
- 9-3 Circuits With Latches
- 9-4 Design Procedure
- 9-5 Reduction of State and Flow Tables
- 9-6 Race-Free State Assignment
- 9-7 Hazards
- 9-8 Design Example